The Holifield Heavy Ion Research Facility is a national resource which will serve a large number of nuclear and atomic physicists who expect to perform experiments which vary widely in type and complexity. Although much consideration must be given to the problem of rapid acquisition and processing of many-parameter data, an equal emphasis will be placed on operational simplicity and the standardization of hardware and software. Two
Introduction
The Holifield Heavy Ion Research Facility is expected to be utilized by about 50 resident and 150 non-resident researchers to perform a wide variety of experiments in nuclear and atomic physics. We anticipate that some experiments will require the accumulation of several single parameter histograms of up to 8 k channels each at total data rates of 100 kHz or greater. Others will involve the acquisition of multiparameter event data ("typically" around 16 parameters per event at data rates of several kHz) together with the nearly -real-time processing of part of this event data into a large number ("' 100) of one-and two-parameter histograms whose total array size may exceed 20 million bytes. A few experiments may require the acquisition of data with more than 50 parameters per event. It is, of course, always desirable and sometimes essential to be able to quickly retrieve and display selected portions of the histograms being accumulated.
General Characteristics of the System
The Holifield facility contains two experimental counting areas, one associated with the booster cyclotron (ORIC) and one with the 25 MV tandem electrostatic accelerator. Since the demand for facility time is expected to be great and many experimental groups will require a significant URIC COUNTING AREA TANDEM COUNTING AREA Fig. 1 Block diagram of system. Fig. 2 shows a block diagram of one of the data acquisition stations. Most acquisition devices (ADC's, scalers, TDC's, etc.) are available as CAMAC modules, and others may be easily connected to the CAMAC system by means of input registers. The heart of the acquisition station is the EVENT HANDLER (EH) developed by one of the authors (DCH) and described in another paper.1 Briefly stated, the EH is composed of a programmable processor which is physically independent of CAMAC and an auxiliary crate controller with which the processor communicates. The main function of the EH is to read the parameters of an event from multiple CAMAC addresses and buffer them (FIFO) in order to permit the host computer to do fixedaddress block transfers. The dashed region of the dataway (Fig. 2) is intended to indicate that the EH as well as all data input devices may reside in a crate which is separated from the branch highway. Other equipment to be located at each station will include a graphics terminal and a CRT terminal from which the data acquisition can be controlled. One printer/plotter will be located in each of the counting areas.
The Host Computer System
A diagram of the host system is shown in Fig.  3 approximately as it exists at this time. The two CPU's share a card reader and a line printer which are switched as required by the operating systems' spoolers. This equipment, together with the console CRT's and (1 each) auxiliary CRT's, are serviced by a multiplexed (MUX) bus in each CPU whose bandwidth is about 400 k bytes/sec. Two magnetic tape units (9 track, 800/1600 bpi, 75 ips) are also switched (manually) between the CPU's. Each CPU is equipped with one private 300 Megabyte (Mb) disk, while a third disk is accessible from both CPU's. Each CPU is connected to one CAMAC branch highway by means of two branch highway drivers; one of which is to be devoted to block DMA transfers from the acquisition station FIFO, while the other will service both DMA and programmed I/O for all other equipment on the highway. All devices serviced by the external DMA (EDMA) bus (bandwidth approximately 5 M bytes/sec) gain direct access to memory by means of a memory access multiplexor (MAM).
The system will be expanded in the near future by the addition of up to 768 k bytes of memory to each of the existing CPU's and by the procurement of a third CPU with 1024 k bytes of memory, a card reader, line printer, two tape drives and a private 300 Mb disk. The final configuration will probably involve at least three shared disks (one between each pair of CPU's). Other major items to be purchased include graphic terminals and printer/ plotters. Operation of the System Fig. 4 illustrates how the data will flow through the system for a "typical" experiment. The event handler reads the event parameters and loads the FIFO. The host CPU unloads the FIFO by block transfers over the CAMAC branch highway and records the event-by-event (list) data on disk for subsequent batch job transfer to mag tape. Any histograms (spectra) which are to be kept in memory are, of course, updated in real time. If sufficient memory is available to store all of the spectra being accumulated, the real-time operation is complete. It is often desirable to accumulate a number of one-and two-parameter spectra whose total array size exceeds the memory which is available. In such cases the histogram addresses generated by the selection (gating) routines are passed into one of the multiphase sorting routines described in the section entitled "Generation of Large Histograms Using Moving-Head Disks". These procedures involve the use of disk files into which the address list is partially sorted as well as a disk file into which the histograms are finally accumulated (labeled "RUN" HISTOGRAM FILE in Fig.  4 ). Spectra which are accumulated in the disk file will be subject to the same user operations (save, display, zero, etc.) as those accumulated in memory. Insofar as the user is concerned, the only apparent difference will be the time lag (of 5 minutes or more) in the updating of spectra on disk. The user may transfer spectra from either memory or the "RUN" file to a larger "SAVE" file for subsequent batch job transfer to mag tape. 
Gating or Masking by Means of Mapping Arrays
The processing of multiparameter event data into histograms usually involves the setting of gates (or masks) on some of the parameters and the accumulation of histograms (counts versus parameter value) of other parameters. A typical case might involve the setting of Xv 100 gates on each of a few (2 or 3) parameters and the setting of a few (1 to 5) gates each on several other parameters. Thus, for each event processed, one must determine which ones of the (possibly many) sets of restrictions (gates) have been satisfied. Of course, each gate set will generally involve several parameters. For those parameters on which only a few gates are set, it is practical to determine which, if any, gate is satisfied by a table search. However, if many gates are set on a particular parameter, the determination can be made much faster by setting up a mapping (or pointer) array such that each element in the array corresponds to a possible value of the parameter of interest. If the element is zero, the corresponding parameter value is to be rejected.
Otherwise, the value of the mapping element gives the "gate number" into which the parameter being tested falls. The method is easily illustrated by a few FORTRAN statements. The methods just described do not allow overlapping gates or masks. These are not often justifiable but accommodated by the use of a single bit per mapping element to indicate that the mapping element is to be interpreted as a pointer to an auxiliary gate list. If the requirements for overlapping gates is infrequent, it is probably better to use table search for those cases rather than clutter up the mapping procedure.
The Generation of Large Histograms
Using Moving-Head Disks
In many cases (e.g., in tape scanning or nearly-real-time processing) it is desirable to produce a set of histograms whose total size exceeds the memory available. This can be done "easily" if one or more large capacity moving-head disks are available. Even with a modest amount (" 32 k bytes of available memory, throughputs of several thousand counts/sec are possible for histogram sizes of more than one million channels. In the following paragraphs we describe three procedures (one-, two-and three-phase sorts) of increasing complexity and power. We have used the two phase sort extensively (for about 5 years) to produce histograms of around one million channels. We expect to use both the two-and three-phase procedures in the future.
One-Phase Sort
Let it be required that we produce a set of histograms (or data array) whose total size can be expressed as an array of M by N channels as shown in Fig. 5 
Two-Phase Sort
In the two-phase sort (see Fig. 6 ) the list of addresses to be incremented is "fanned out" to the M partial sort buffers just as in the one-phase sort. However, when one of these buffers is filled it is written into an intermediate disk file rather than used to increment the update buffer. Each of the M buffers is written onto disk as a "daisy- Diagram illustrating a two-phase sorting procedure.
The second phase of the process proceeds as follows. When Diagram illustrating a three-phase sorting procedure. MC and MB denote millions of channels and bytes, respectively. Entries are in units of thousands of counts/sec. First, second and third entries (top to bottom) are for one-, two-and three-phase sorts, respectively.
Concluding Remarks
Although some experiments will undoubtedly require special software, we will provide a small number (perhaps three) standard general purpose acquisition programs which will acquire new capabilities as time goes on but will very rarely lose old features. That is, new operational procedures will almost always be a superset of the old procedures. To a large extent these programs will be composed of software modules which can be used in the configuration of more specialized programs.
